

IN THE CLAIMS:

The text of all pending claims, (including withdrawn claims) is set forth below. Cancelled and not entered claims are indicated with claim number and status only. The claims as listed below show added text with underlining and deleted text with ~~strikethrough~~. The status of each claim is indicated with one of (original), (currently amended), (cancelled), (withdrawn), (new), (previously presented), or (not entered).

Please AMEND claims 1-4 and 9 and ADD new claims 11 and 12 in accordance with the following:

1. (CURRENTLY AMENDED) A semiconductor device, comprising: ~~characterized in that~~ wire bonding connection pads for wire bonding are arranged at peripheral regions, surrounding an inside region, of an electrode terminal formation surface of a semiconductor chip;
 test pads for ~~testing~~ to test the semiconductor chip, are arranged in ~~an~~ the inside region;
 surrounded by said peripheral regions of said electrode terminal formation surface, and
 a plurality of rewiring patterns, ~~extend~~ extending from ~~the~~ respective peripheral regions to ~~said the~~ inside region of said electrode terminal formation surface, ~~and the individual ones of the plurality of~~ rewiring patterns ~~connect~~ connecting respective, the individual electrode terminals and the corresponding connection pads and test pads.

2. (CURRENTLY AMENDED) A semiconductor device as set forth in claim 1, wherein:
 ~~characterized in that~~ the test pads are arranged in an array on ~~said the~~ the inside region.

3. (CURRENTLY AMENDED) A semiconductor device as set forth in claim 1, wherein the ~~characterized in that~~ said electrode terminals are exposed ~~from~~ through openings of a protective insulation layer covering said electrode terminal formation surface, ~~said the~~ rewiring patterns extend on said protective insulation layer and are connected to said electrode terminals via said openings, said rewiring patterns and said protective insulation layer are further covered by an insulation layer, and said connection pads and said test pads, connected to said rewiring patterns, are exposed ~~from~~ through openings ~~of in~~ of said insulation layer.

4. (CURRENTLY AMENDED) A semiconductor device comprised of one or a stack of a plurality of the semiconductor devices as set forth in ~~any one of claims~~ claim 1 to 3 as an element semiconductor device or a stack of one or more of ~~each of said~~ element semiconductor devices and a semiconductor chip carried on a wiring board, ~~said semiconductor device~~ characterized in that further comprising:

connection pads of each said element semiconductor device and connection electrodes of said wiring board ~~are being~~ connected by wire bonding, and

each said element semiconductor device and/or each said semiconductor chip ~~is being~~ sealed by resin on said wiring board.

5. (CANCELLED)

6. (CANCELLED)

7. (CANCELLED)

8. (CANCELLED)

9. (CURRENTLY AMENDED) A semiconductor device as set forth in claim 2, characterized in that said electrode terminals are exposed ~~from~~ through openings ~~of in~~ a protective insulation layer covering said electrode terminal formation surface, said rewiring patterns extend on said protective insulation layer and are connected to said electrode terminals via said openings, said rewiring patterns and said protective insulation layer are further covered by an insulation layer, and said connection pads and said test pads connected to said rewiring patterns are exposed ~~from~~ through openings ~~of in~~ said insulation layer.

10. (CANCELLED)

11. (CURRENTLY AMENDED) A semiconductor device ~~comprised of one or a stack of a plurality of the semiconductor devices as set forth in claims-24~~ as an element semiconductor device or a stack of one or more of semiconductor devices and a semiconductor chip carried on a wiring board, ~~said semiconductor device~~ further comprising:

connection pads of each said element semiconductor device and connection electrodes of said wiring board being connected by wire bonding, and

each said element semiconductor device and/or each said semiconductor chip being sealed by resin on said wiring board.

12. (CURRENTLY AMENDED) A semiconductor device comprised of one or a stack of a plurality of the semiconductor devices as set forth in claim ~~3-4~~ as an element semiconductor device or a stack of one or more of semiconductor devices and a semiconductor chip carried on a wiring board, ~~said semiconductor device~~ further comprising:

connection pads of each said element semiconductor device and connection electrodes of said wiring board being connected by wire bonding, and

each said element semiconductor device and/or each said semiconductor chip being sealed by resin on said wiring board.